Semiconductor Package and Fabricating Method thereof

ABSTRACT

A semiconductor package is disclosed for efficiently facilitating heat dissipation. The semiconductor package includes a substrate layer, a chip and a housing lid. The chip is disposed on the substrate layer. Also, the chip is electrically coupled to the substrate layer. Additionally, the chip is smaller than the substrate layer in area. The housing lid is disposed above the chip. Moreover, the housing lid covers the chip and the substrate layer. The housing lid, the chip and the substrate layer form an internal space. The internal space fills with a thermal interface material.

CROSS REFERENCE TO RELATED APPLICATION

This application claims the benefit of U.S. Provisional Application No. 62/780,932, filed on Dec. 18, 2018 and entitled “ SEMICONDUCTOR TESTING DEVICE AND PACKAGE”, the contents of which are incorporated herein by reference.

BACKGROUND OF THE INVENTION 1. Field of the Invention

The present invention relates to a semiconductor package and a method of fabricating such semiconductor package, and more particularly, to a semiconductor package and a method of fabricating a semiconductor package having better heat dissipation and a method of fabricating such semiconductor package.

2. Description of the Prior Art

A conventional semiconductor package typically has weak heat dissipation. Therefore, such conventional semiconductor package is vulnerable to concentrated heat and malfunctions consequently. Such heat concentration easily occurs during the fabrication process of the conventional semiconductor package. For preventing damages to the conventional semiconductor package caused by heat, such heat concentration is required to be removed or neutralized.

SUMMARY OF THE INVENTION

The present disclosure aims at disclosing a semiconductor package for efficiently facilitating heat dissipation. The semiconductor package includes a substrate layer, a chip and a housing lid. The chip is disposed on the substrate layer. Also, the chip is electrically coupled to the substrate layer. Additionally, the chip is smaller than the substrate layer in area. The housing lid is disposed above the chip. Moreover, the housing lid covers the chip and the substrate layer. The housing lid, the chip and the substrate layer form an internal space. The internal space fills with a thermal interface material (TIM).

In one example, the thermal interface material includes a heat conductive liquid. In one example, the thermal interface material includes a silicon oil, a thermal grease, a thermal gel, a phase change liquid material, and/or a thermal conductive adhesive.

In one example, the housing lid includes an inlet hole. The inlet hole allows the liquid-form TIM to flow into the internal space.

In one example, the semiconductor package further includes an inlet plug. The inlet plug blocks the inlet hole for stopping other liquid-form TIM from flowing into the internal space. Such that the liquid-form TIM is sealed inside the internal space. The inlet plug includes a screw. The inlet hole includes a lateral thread. Also, the screw detachably engages with the lateral thread for blocking the inlet hole.

In one example, the housing lid further includes an outlet hole. The outlet hole allows the liquid-form TIM to flow out of the internal space. Also, in another example, the semiconductor package further includes an inlet plug. And the inlet plug blocks the inlet hole for stopping other liquid-form TIM from flowing into the internal space via the inlet hole. The outlet plug blocks the outlet hole for stopping the liquid-form TIM from flowing out of the internal space via the outlet hole. The inlet plug and the outlet plug additionally seal the liquid-form TIM inside the internal space.

In one example, the inlet plug includes an inlet screw. The outlet plug includes an outlet screw. The inlet hole includes a first lateral thread. And the outlet hole includes a second lateral thread. Also, the inlet screw detachably engages with the first lateral thread for blocking the inlet hole. Additionally, the outlet screw detachably engages with the second lateral thread for blocking the outlet hole.

In one example, the semiconductor package further includes an adhesive layer. The adhesive layer is disposed between the housing lid and the substrate layer. Also, the adhesive layer substantially contacts both the housing lid and the substrate layer. Such that the housing lid is adhered with the substrate layer.

In one example, the substrate layer further includes a plurality of solder bumps. The solder bumps are configured disposed between the substrate layer and an external printed circuit board (PCB). Such that the substrate layer is electrically coupled to the external PCB via the plurality of solder bumps.

In one example, the substrate layer further includes a plurality of solder bumps. The solder bumps are sandwiched between the substrate layer and the chip. Such that the chip is electrically coupled to the substrate layer via the plurality of solder bumps.

The present disclosure also discloses a method of fabricating a semiconductor package. In the disclosed method, first, a chip is disposed above a substrate layer. Such that the chip is electrically coupled to the substrate layer. Additionally, the chip is smaller than the substrate layer in area. Second, a housing lid is disposed to cover the chip and the substrate layer. Third, an internal space is formed between the housing lid, the chip and the substrate layer.

Last, the internal space is filled with a liquid-form TIM.

In one example, an inlet hole is drilled on the housing lid. And the conductive liquid flows into the internal space via the inlet hole.

In one example, the inlet hole is additionally blocked to stop other liquid-form TIM from flowing into the internal space via the inlet hole and to seal the liquid-form TIM inside the internal space.

In one example, an outlet hole is additionally drilled on the housing lid. Also, at least part of the liquid-form TIM is driven to flow out of the internal space via the outlet hole.

In one example, the inlet hole is blocked to stop other liquid-form TIM from flowing into the internal space via the inlet hole. Moreover, the outlet hole is blocked to stop the liquid-form TIM from flowing out of the internal space via the outlet hole.

In one example, the housing lid is additionally adhered to the substrate layer.

In one example, a plurality of solder bumps is sandwiched between the substrate layer and an external PCB in a way that the substrate layer is electrically coupled to the external PCB via the plurality of solder bumps.

In one example, a plurality of solder bumps is additionally sandwiched between the substrate layer and the chip in a way that the chip is electrically coupled to the substrate layer via the plurality of solder bumps.

These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates a semiconductor package according to one embodiment of the present disclosure.

FIG. 2 illustrates at least one inlet hole disposed on a housing lid shown in FIG. 1.

FIG. 3 illustrates at least one inlet plug used for blocking the at least one inlet hole shown in FIG. 2.

FIG. 4 illustrates at least one inlet hole and/or at least one outlet hole disposed on the housing lid shown in FIG. 1.

FIG. 5 illustrates at least one inlet plug and/or at least one outlet plug for blocking the at least one inlet hole and/or the at least one outlet hole shown in FIG. 4.

FIG. 6 illustrate at least one adhesive layer and/or at least one solder bump applied on the semiconductor package shown in FIG. 1.

DETAILED DESCRIPTION

As mentioned above, the present disclosure discloses a semiconductor package that can improve heat dissipation. In this way, the semiconductor package can be substantially prevented from being damaged by over-concentrated heat during its fabrication process.

FIG. 1 illustrates a semiconductor package 100 according to one embodiment of the present disclosure. The semiconductor package 100 includes a substrate layer 110, a chip 120, and a housing lid 130.

The chip 120 is disposed on the substrate layer 110. Also, the chip 120 is electrically coupled to the substrate layer 110. Additionally, the chip 120's area is smaller than that of the substrate layer 110.

The housing lid 130 is disposed above the chip 120. Also, the housing lid 130 covers the chip 120 and the substrate layer 110 from their top side.

The housing lid 130, the chip 120 and the substrate layer 110 form an internal space 140. In some examples, the internal space 140 fills with a liquid-form thermal interface material (TIM). Such liquid-form TIM flows inside the semiconductor package 100 while fabricating the semiconductor package 100. In this way, heat inside the semiconductor package 100 can be dissipated externally, and the semiconductor package 100 can be prevented from being damaged by concentrated heat.

In some examples, the TIM include a heat conductive liquid. In some other examples, the heat conductive liquid may include a silicon oil, a thermal grease, a thermal gel, a phase change liquid material, and/or a thermal conductive adhesive. The abovementioned exemplary materials for implementing the TIM are qualified for efficiently dissipating heat from a highly concentrated heat source within the semiconductor package 100. In some examples, the liquid-form TIM's thermal conductivity exceeds 10 W/(cm*K) or even 150 W/(cm*K), depending on the semiconductor packages 110's different heat-dissipating requirements.

In some examples, the housing lid 130 includes an inlet hole 150 for receiving the liquid-form TIM, as illustrated in FIG. 2. In this way, the liquid-form TIM is allowed to flow into the internal space 140. Also, in some examples, the semiconductor package 100 further includes an inlet plug 160 for sealing the liquid-form TIM inside the internal space 140, as illustrated in FIG. 3. Also, external liquid-form TIM is stopped by the inlet plug 160 from being flowing into the inlet hole 150.

In some other examples, the inlet plug 160 is implemented using a screw. In addition, the inlet hole 150 further includes a lateral thread for receiving the screw. Such that the screw is detachably engaged with the lateral thread for blocking the inlet hole 150. Similarly, the screw blocks the liquid-form TIM within the internal space 140 and stops external liquid-form TIM from flowing into the inlet hole 150.

In some examples, the housing lid 130 further includes an outlet hole 170, as illustrated in FIG. 4. After the liquid-form TIM flows into the inlet hole 150 and enters the internal space 140, overflow liquid-form TIM inside the internal space 140 can flow out of the internal space 140 via the outlet hole 160. That is, the inlet hole 150, the internal space 140 and the outlet hole 160 forma heat cycle for removing over concentrated heat inside the semiconductor package 100. In this way, the semiconductor package 100 can have a better heat protection.

Similarly, in some examples, besides the inlet plug 160, the semiconductor package 100 further includes an outlet plug 180 for blocking the outlet hole 170, as illustrated in FIG. 5. Therefore, the abovementioned heat cycle stops. So, both the inlet plug 160 and the outlet plug 180 seal the liquid-form TIM inside the internal space 140. Such that the liquid-form TIM within the internal space 140 keeps on cooling and solidifying. Also, both the inlet plug 160 and the outlet plug 180 block external liquid-form TIM from flowing into the inlet hole 150 and from flowing out of the outlet hole 170.

Similarly, in some examples, both the inlet plug 160 and the outlet plug 180 are implemented using screws. In addition, both the inlet hole 150 and the outlet hole 170 have lateral threads. Such that the inlet plug 160 screws into the inlet hole 150 for blocking the inlet hole 150, and the outlet plug 180 screws into the outlet hole 160 for blocking the outlet hole 160.

In some examples, the semiconductor package 100 applies various numbers of inlet holes 160 and/or outlet holes 180, according to various requirements of cooling/solidifying the liquid-form TIM sealed within the internal space 140.

In some examples, the semiconductor package 100 also applies at least one adhesive layer 210, as illustrated in FIG. 6. The at least one adhesive layer 210 is disposed between the housing lid 130 and the substrate layer 110. In this way, the at least one adhesive layer 210 substantially and partially contacts and adheres the housing lid 130 to the substrate layer 110. Such that the housing lid 130 and the substrate layer 110 can form an integral structure and a more compact structure.

In some examples, the semiconductor package 100 applies solder bumps for improving its electronic operations. Optionally, as illustrated in FIG. 6, the semiconductor package 100 applies solder bumps 220 between the substrate layer 110 and an external printed circuit board (PCB). In this way, the substrate layer 110 and the external PCB is electrically coupled via the solder bumps 220. Therefore, the semiconductor package 100 is capable of cooperating with the external PCB. In some examples, the semiconductor package 100 optionally applies solder bumps 230 between the chip 120 and the substrate layer 110, as illustrated in FIG. 6. Such that the chip 120 is electrically coupled to the substrate layer 110 via the solder bumps 230 for required operations.

The present disclosure also introduces a method of fabricating the semiconductor package 100. First, the chip 120 is disposed above the substrate layer 110 to render the chip 120 to be electrically coupled to the substrate layer 110. Second, the housing lid 130 is disposed to cover the chip 120 and the substrate layer 110. Third, the internal space 140 is formed between the housing lid 130, the chip 120 and the substrate layer 110. Last, the liquid-form TIM is filled into the internal space 140. Additionally, after performing an appropriate baking procedure, the liquid-form TIM is solidified within the internal space 140, such that the semiconductor package 110's electronic properties become stable.

In some examples, the inlet hole 150 is additionally drilled on the housing lid 130 for allowing the liquid-form

TIM to flow into the internal space 140. Also, the inlet plug 160 is used for blocking the inlet hole 150 to seal the liquid-form TIM within the internal space 140.

Similarly, in some examples, the outlet hole 170 is further drilled on the housing lid 130 for allowing the liquid-form TIM to flow out of the internal space 140. Moreover, the outlet plug 180 is used for blocking the outlet hole 170 for sealing the liquid-form TIM within the internal space 140. In some examples, the housing lid 130 is at least partially adhered to the substrate layer, e.g., with the aid of the at least one adhesive layer 210.

In some examples, the solder bumps 220 are sandwiched between the substrate layer 110 and the external PCB for enabling mutual electronic operations. Similarly, in some examples, the solder bumps 230 are disposed between the substrate layer 110 and the chip 120 for enabling mutual electronic operations.

Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims. 

What is claimed is:
 1. A semiconductor package, comprising: a substrate layer; a chip, disposed on the substrate layer and electrically coupled to the substrate layer, wherein the chip is smaller than the substrate layer in area; and a housing lid, disposed above the chip, and configured to cover the chip and the substrate layer; wherein the housing lid, the chip and the substrate layer are configured to form an internal space, which is configured to fill with a thermal interface material (TIM).
 2. The semiconductor package of claim 1, wherein the thermal interface material comprises a heat conductive liquid.
 3. The semiconductor package of claim 1, wherein the thermal interface material comprises a silicon oil, a thermal grease, a thermal gel, a phase change liquid material, and/or a thermal conductive adhesive.
 4. The semiconductor package of claim 1, wherein the housing lid comprises an inlet hole, which is configured to allow the liquid-form TIM to flow into the internal space.
 5. The semiconductor package of claim 4, further comprising an inlet plug, which is configured to block the inlet hole for stopping other liquid-form TIM from flowing into the internal space, such that the liquid-form TIM is sealed inside the internal space.
 6. The semiconductor package of claim 5, wherein the inlet plug comprises a screw, and the inlet hole comprises a lateral thread, and the screw is configured to detachably engage with the lateral thread for blocking the inlet hole.
 7. The semiconductor package of claim 4, wherein the housing lid further comprises an outlet hole, which is configured to allow the liquid-form TIM to flow out of the internal space.
 8. The semiconductor package of claim 7, further comprising: an inlet plug, configured to block the inlet hole for stopping other liquid-form TIM from flowing into the internal space via the inlet hole; and an outlet plug, configured to block the outlet hole for stopping the liquid-form TIM from flowing out of the internal space via the outlet hole; wherein the inlet plug and the outlet plug are further configured to seal the liquid-form TIM inside the internal space.
 9. The semiconductor package of claim 8, wherein the inlet plug comprises an inlet screw, the outlet plug comprises an outlet screw, the inlet hole comprises a first lateral thread, and the outlet hole comprises a second lateral thread; and wherein the inlet screw is configured to detachably engage with the first lateral thread for blocking the inlet hole, and the outlet screw is configured to detachably engage with the second lateral thread for blocking the outlet hole.
 10. The semiconductor package of claim 1, further comprising: an adhesive layer, disposed between the housing lid and the substrate layer, and configured to substantially contact both the housing lid and the substrate layer for adhering the housing lid with the substrate layer.
 11. The semiconductor package of claim 1, wherein the substrate layer further comprises a plurality of solder bumps, which are configured to be disposed between the substrate layer and an external printed circuit board (PCB), such that the substrate layer is electrically coupled to the external PCB via the plurality of solder bumps.
 12. The semiconductor package of claim 1, wherein the substrate layer further comprises a plurality of solder bumps, which are configured to be sandwiched between the substrate layer and the chip, such that the chip is electrically coupled to the substrate layer via the plurality of solder bumps.
 13. A method of fabricating a semiconductor package, comprising: disposing a chip above a substrate layer, such that the chip electrically coupled to the substrate layer, wherein the chip is smaller than the substrate layer in area; disposing a housing lid to cover the chip and the substrate layer; forming an internal space between the housing lid, the chip and the substrate layer; and filling the internal space with a liquid-form TIM.
 14. The method of claim 13, further comprising: drilling an inlet hole on the housing lid; and flowing the conductive liquid into the internal space via the inlet hole.
 15. The method of claim 14, further comprising: blocking the inlet hole to stop other liquid-form TIM from flowing into the internal space via the inlet hole and to seal the liquid-form TIM inside the internal space.
 16. The method of claim 14, further comprising: drilling an outlet hole on the housing lid; and driving at least part of the liquid-form TIM to flow out of the internal space via the outlet hole.
 17. The method of claim 16, further comprising: blocking the inlet hole to stop other liquid-form TIM from flowing into the internal space via the inlet hole; and blocking the outlet hole to stop the liquid-form TIM from flowing out of the internal space via the outlet hole.
 18. The method of claim 13, further comprising: adhering the housing lid to the substrate layer.
 19. The method of claim 13, further comprising: sandwiching a plurality of solder bumps between the substrate layer and an external PCB in a way that the substrate layer is electrically coupled to the external PCB via the plurality of solder bumps.
 20. The method of claim 13, further comprising: sandwiching a plurality of solder bumps between the substrate layer and the chip in a way that the chip is electrically coupled to the substrate layer via the plurality of solder bumps. 